	Enrolln	nent No: Exam Seat No:	
		C.U.SHAH UNIVERSITY	
		Summer Examination-2017	
	Subject	t Name: Hardware Descriptive Language	
	Subject	t Code: 5TE01HDL1 Branch: M.Tech (VESD)	
	Semeste	er: 1 Date: 28/03/2017 Time: 10:30 To 01:30 Marks: 70	
	(2) (3)	Use of Programmable calculator and any other electronic instrument is prohibited. Instructions written on main answer book are strictly to be obeyed. Draw neat diagrams and figures (if necessary) at right places. Assume suitable data if needed.	
0.1		SECTION – I	(05)
Q-1	a.	Attempt the following questions: What is Verilog HDL?	(07)
	а. b.		
	c.	Can a test bench be written using Verilog HDL?	
	d.		
	e. f.	Name two logic primitive gates. What do you mean by term module in Verilog HDL?	
	g.	Is there a Boolean type in Verilog HDL?	
Q-2	()	Attempt all questions	(14)
	(a) (b)	What are the major capabilities of the Verilog hardware description language? Explain in detail with example behavioral style design in Verilog HDL.	
		OR	
Q-2	(a)	Attempt all questions Enlist Compiler Directives used in Verilog HDL and explain any four in detail.	(14)

Q-2

Explain in detail with example Mixed style design in Verilog HDL. **(b)**

Q-3 **Attempt all questions (14)**

State different built in primitive gates available in Verilog HDL. Explain any two Write a model, in behavioral style, for the 8-to-1 Multiplexer. (a)

(b)

OR

Q-3 **Attempt all questions (14)** Enlist Data types used in Verilog HDL and explain any four in detail. (a)

Write a model, in structural style, for the 1 bit Full Subtractor. **(b)**



SECTION – II

Q-4		Define the following terms	(07)
	a.	What is test bench?	
	b.	When is a label required for a block?	
	c.	Is it necessary to specify a delay in an always statement?	
	d.	What is the difference between a gate instantiation and a module instantiation?	
	e.	How does the casex statement differ from the case statement?	
	f.	Write syntax of Loop Statement.	
	g.	Give an example of how turn-off delay is used in a continuous assignment.	
Q-5		Attempt all questions	(14)
	(a)	Explain in detail MOS switches and Bidirectional switches.	
	(b)	Explain the Edge-triggered Sequential UDP.	
		OR	
Q-5		Attempt all questions	(14)
	(a)	Explain Net Delays with example in detail.	
	(b)	Explain Initial Assignment statement with example	
Q-6		Attempt all questions	(14)
	(a)	Explain Conditional Assignments statement with example	
	(b)	Explain synthesis in design process.	
		OR	
Q-6		Attempt all Questions	(14)
	(a)	Explain Case Statement with example	
	(b)	Explain Procedural Assignments statement	

